

Beyond classical chip design

lecture 4

Circuit model (continued)

Further Reading

Alain J. Martin: *Synthesis of Asynchronous VLSI Circuits*. Tech report California Institute of Technology, 1991.

Alain J. Martin and Mika Nyström: *Asynchronous techniques for system-on-chip design*. Proceedings of the IEEE Volume 94, Issue 6:1089 - 1120, June 2006.

What we had...

- Production rules
- Gate, circuit
- A implements B
- B can simulate A

Remember...

Stable transition functions:


i can make a transition to c at time t &

i **cannot** make a transition to c at time $t + 1$

->

i made a transition at time $t + 1$

(and thus is in c at time $t + 1$)






Remember...

“distributed schedule” $s(t) \subseteq [n]$

stable + distributed schedule \rightarrow

“linearizable to” schedule [later]



Now...


Stable production rules:

Rule (i) can make a transition to c at time t &

Rule (i) **cannot** make a transition to c at time $t + 1$

->

Rule (i) made a transition at time $t + 1$



Stability


Stable production rules:

Rule (i) is enabled at time t &

Rule (i) is **disabled** at time $t + 1$

->

Rule (i) made a transition at time $t + 1$



Linearizable

Linearizable:

Given initial state x and

distributed schedule prefix $s(0)$

let state $y = x$ with enabled rules in $s(0)$

make a step;

then exists schedule prefix $s'(0), s'(1), \dots, s'(k)$

of rules in $s(0)$ such that




$y = x$ with enabled nodes in $s'(0), s'(1), \dots, s'(k)$

make a step.

Linearizable

“distributed schedule” $s(t) \subseteq [n]$

stable \rightarrow linearizable [hw]



Top-level Specifications

Communicating hardware processes

Communicating hardware processes

a la CSP [Hoare, 78]

local variables x, y, \dots

ports A, B, \dots

- assignment $y := x$

Communicating hardware processes

Composition:

- parallel $c1 \parallel c2$
- serial $c1; c2$
- loop $*[c1]$

Communicating hardware processes

- blocking communication primitives

A!x

A?y

Communicating hardware processes

- selection

$$[P1 \rightarrow c1 \mid \mid P2 \rightarrow c2 \mid \mid \dots]$$
$$[P1 \rightarrow \text{skip}] = [P1]$$

Communicating hardware processes

- selection

$$[P1 \rightarrow c1 \mid \mid P2 \rightarrow c2 \mid \mid \dots]$$
$$[P1 \rightarrow \text{skip}] = [P1]$$

- arbitrated selection = choice

$$[P1 \rightarrow c1 \mid P2 \rightarrow c2 \mid \dots]$$

Execution

global state

enabled rule

execution

constraints: fairness, partial order constraints,
timed constraints

Example: the C-Element

C1: CHP from production rules.

$$*[[(a \wedge b) \rightarrow z \uparrow \parallel (\neg a \wedge \neg b) \rightarrow z \downarrow]]$$

C2: sequential CHP. [hw]

$$*[[a \wedge b]; z \uparrow; [\neg a \wedge \neg b]; z \downarrow]]$$



Sequencing

Problem. Implement `a;b`.

Sequencing

Problem. Implement a;b.



... almost all circuits



Sequencing

Problem. Implement a;b.



... almost all circuits



Sequencing

Problem. Implement a;b.

... almost all circuits



Sequencing

Problem. Implement `a;b`.

... almost all circuits

-> executions are just distorted in time

Sequencing


Problem. Implement $a;b$.

... almost all circuits

order + worst-case upper bounds.


Sequencing

... but



Sequencing

... but



Sequencing

Two fundamental solutions.

1. Externally triggered.

2. Trigger themselves.


Sequencing

Two fundamental solutions.

1. Externally triggered = **synchronous model**
2. Trigger themselves = **clockless model**


Sequencing

Synchronous model.




Sequencing

Synchronous model.




Sequencing

Clockless model.




Sequencing

Clockless model.



Sequencing

Clockless model, aggressively timed.




Which one to choose...

... depends, e.g., on

- extent of delay variations
- allowed power consumption


Delay Variations

Occurrences




(a) a single inverter

Occurrences



(b) a chain of 50 FO4 inverters


Remember...



assuming normal distribution

$$P(\text{Delay} \in [\mu - 3\sigma, \mu + 3\sigma]) \approx 0.9973$$



Delay Variations



critical path 90nm (near th), Seo et al., DAC'12

Delay Variations

$P(\text{fail}) \leftrightarrow \text{throughput [hw]}$




Sequencing

Require: $a;b$.


$P1 : \dots a \dots$

$P2 : \dots b \dots$



$P1 : a; ro \uparrow$

$P2 : [li]; b$




Sequencing - multishot

Require: a;b.


$P1 : *[\dots a \dots]$

$P2 : *[\dots b \dots]$



$P1 : a; ro \uparrow; [ri]$

$P2 : [li]; b; lo \uparrow$




Sequencing - multishot

Require: a;b.


$P1 : *[\dots a \dots]$

$P2 : *[\dots b \dots]$



$P1 : a; ro \uparrow; [ri]; a; ro \downarrow; [\neg ri]$

$P2 : [li]; b; lo \uparrow; [\neg li]; b; lo \downarrow$






Sequencing - multishot




Require: $a; b.$

$P1 : *[\dots a \dots]$



$P2 : *[\dots b \dots]$






2-phase handshake



2-phase handshake



4-phase handshake



multishot-sequencing

Techniques:

- clocked: 1pair/D
- 2-phase: 1pair/2D
- 4-phase: 1pair/4D