Beyond classical chip design lecture 5

Communication

Further Reading

Alain J. Martin: *Synthesis of Asynchronous VLSI Circuits.* Tech report California Institute of Technology, 1991.

Alain J. Martin and Mika Nyström: *Asynchronous techniques for system-on-chip design.* Proceedings of the IEEE Volume 94, Issue 6:1089 - 1120, June 2006.

What we had...

- Communicating Hardware Processes as high-level spec.
- fundamental problem:
 Sequencing: a;b
 Multishot-sequencing: *[a;b]

... now look at communication

multishot-sequencing

communication:

a <-> write(x) b <-> y = read(x)

Bundled Data















Bundled Data



... requires one-sided constraint

Can we do without?

Bundled Data





Delay-Insensitive Codes





V(word), N(word)



 $P1: rd := x; [ra]; rd := neutral; [\neg ra]$ $P2: [v(ld)]; y := ld; la \uparrow; [n(ld)]; la \downarrow$



 $P1: rd := x; [ra]; rd := neutral; [\neg ra]$ $P2: [v(ld)]; y := ld; la \uparrow; [n(ld)]; la \downarrow$

P1: rd := x; [v(ra)]; rd := neutral; [n(ra)] $P2: [v(ld)]; y := ld; la \uparrow; [n(ld)]; la \downarrow$

Active vs Passive



active P1: rd := x; [v(ra)]; rd := neutral; [n(ra)]passive $P2: [v(ld)]; y := ld; la \uparrow; [n(ld)]; la \downarrow$

Active vs Passive



passive P1: [n(ra)]; rd := x; [v(ra)]; rd := neutralactive $P2: la \uparrow; [n(ld)]; la \downarrow; [v(ld)]; y := ld$

First code



2-rails

- neutral: 00
- 0: 10
- 1: 11

transition: 01

valid: is "0" or "1"

First code... hmm



2-rails

neutral:	00	11		11
0:	10		VS.	V
1:	11			10
trancition	n: 01	V V		¥
		00		00

Dual-Rail



2-rails

- neutral: 00
- 0: 10
- 1: 01

transition: 11

Dual-Rail (n bit)

bit0.0 bit0.1 bit1.0 bit1.1 ...

2n rails for n bit

1-of-n / one-hot

n-rails for ld(n) bit

neutral: 0000

- 0: 1000
- 1: 0100
- 2: 0010
- 3: 0001

transition: else

Which one to choose...

... depends on

- efficient #wires
- fast & small n(), v() tests

- split & join

-> 1-of-4 splitting, dual-rail

Beyond classical circuit design lecture 5.5

Circuit types

Further Reading

Keller, S.; Katelman, M.; Martin, A.J.: A Necessary and Sufficient Timing Assumption for Speed-Independent Circuits. Asynchronous Circuits and Systems (ASYNC'09). 15th IEEE Symposium on, pp. 65 - 76, 2009.

Circuit types

• Synchronous

Clockless

. . .

- aggressively timed
- Speed independent (SI)
- Quasi-delay insensitive (QDI)
- Delay insensitive (DI)



Circuit types

• Synchronous

Clockless

. . .

- aggressively timed
- Speed independent (SI)
- Quasi-delay insensitive (QDI)
- Delay insensitive (DI)

fast & small (?) layout constraints

timing robust

Isochronic fork



$\forall k : d_1(k) \approx d_2(k)$

Isochronic fork



$\forall k : d_1(k) \approx d_2(k) \rightarrow$ two-sided constraint [!]















What we really want...



 $\forall k : d_2(k) \le d_1(k) + d_{dis}(k)$

What we really want...



adversarial path condition

-> one-sided constraint

Circuit types

• Synchronous

Clockless

. . .

- aggressively timed (beyond isochronic condition)
- Speed independent (SI: all isochronic)
- Quasi-delay insensitive (QDI: some isochronic)
- Delay insensitive (DI)

Examples

... soon from synthesis.

Beyond classical circuit design lecture 5.75

Synthesis

Synthesis

In: CHP Out: Circuit (= Production rules + constraints)

Example: 1-bit channel



CHP: sender: $Ps : *[\dots R!x \dots]$ receiver: $Pr : *[\dots L?x \dots]$

Example: 1-bit channel

Choice: dual-rail encoding.

$$\begin{array}{ll} R!x & rd := x; [v(ra)]; rd := neutral; [n(ra)] \\ & \checkmark \\ & [x \rightarrow rd.1 \uparrow || \bar{x} \rightarrow rd.0 \uparrow]; [ra]; \\ & (rd.1 \downarrow || rd.0 \downarrow); [\bar{ra}] \end{array}$$

Example: 1-bit channel $[v(ld)]; y := ld; la \uparrow; [n(ld)]; la \downarrow$ L?x $[ld.1 \lor ld.0]; [ld.1 \to x \uparrow || ld.0 \to x \downarrow]; la \uparrow;$ $[\neg(ld.1 \lor ld.0)]; la \downarrow$ $[ld.1 \rightarrow x \uparrow || ld.0 \rightarrow x \downarrow]; la \uparrow;$ $[\neg(ld.1 \lor ld.0)]; la \downarrow$

Example: active-active sequencer

two active interfaces L, R.

CHP: P1: *[L; R]



Example: active-active sequencer two active interfaces L, R. $egin{array}{c|c} L & R \end{array}$ CHP: P1: *[L; R]active active $\rightarrow li \quad ro \rightarrow li \quad ri \rightarrow li$ Choice: 4-ph hs

 $*[lo\uparrow;[li];lo\downarrow;[\bar{li}];ro\uparrow;[ri];ro\downarrow;[\bar{ri}]]$

For Io...
For Io...

$$ili ro \downarrow_{lo} ri \downarrow_{lo} ri \downarrow_{lo} \downarrow_{li}^{i}$$
; ili ; $ro \uparrow$; $[ri]$; $ro \downarrow$; $[ri]$]
 $lo = 0$
 $lo = 0$
 $ro = 0$
 $ri = 0$
 $li = 0$
by environment
 $li = 0$

PR: $\bar{lo} \wedge \bar{ro} \wedge \bar{ri} \wedge \bar{li} \rightarrow lo \uparrow$



PR: $\bar{lo} \wedge \bar{ro} \wedge \bar{ri} \wedge \bar{li} \rightarrow lo \uparrow \dots$ does not work!





PR: $\bar{x} \wedge \bar{lo} \wedge \bar{ro} \wedge \bar{ri} \wedge \bar{li} \rightarrow lo \uparrow$



PR: $\bar{x} \wedge \bar{lo} \wedge \bar{ro} \wedge \bar{ri} \wedge \bar{li} \rightarrow lo \uparrow$





PR: $\bar{x} \wedge \bar{lo} \wedge \bar{ro} \wedge \bar{ri} \wedge \bar{li} \rightarrow lo \uparrow$





PR: $\bar{x} \wedge \bar{lo} \wedge \bar{ro} \wedge \bar{ri} \wedge \bar{li} \rightarrow lo \uparrow$

$$\begin{array}{c} & & \\ \hline x \land ri \rightarrow lo \uparrow \\ x \lor ri \rightarrow lo \downarrow \end{array} \end{array} \begin{array}{c} x \\ ri \rightarrow lo \end{array}$$









... What gate is this?



PR: $\bar{ri} \wedge li \rightarrow x \uparrow$ $ri \wedge \bar{li} \rightarrow x$



Putting it together



 $\mathsf{CHP:} \ \ast [lo \uparrow; [li]; x \uparrow; lo \downarrow; [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$



Mind wires...



 $\mathsf{CHP:} \ \ast [lo \uparrow; [li]; x \uparrow; lo \downarrow; [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$



Mind forks...



 $\mathsf{CHP:} \ \ast [lo \uparrow; [li]; x \uparrow; lo \downarrow; [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$











+ one-sided Constraint



 $\mathsf{CHP:} \ \ast [lo \uparrow; [li]; x \uparrow; lo \downarrow; [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$



+ one-sided Constraint



 $\mathsf{CHP:} \ \ast [lo \uparrow; [li]; x \uparrow; lo \downarrow; [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$

Proving correct:

e.g. by induction.

base case: start with initial states and prove ordering of events from there for the first loop





CHP: * $lo \uparrow [li]$; $x \uparrow$; $lo \downarrow$; $[\bar{l}i]$; $ro \uparrow$; [ri]; $x \downarrow$; $ro \downarrow$; $[\bar{r}i]$]

proof:

examine ordering in time "<".

 1) lo-up < [li]: guaranteed by environment: Initially li = 0. Can be set to li = 1 only by environment. Environment does this only after lo = 1.





CHP: $*[lo \uparrow [li]] x \uparrow]lo \downarrow; [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$

proof:

2) **[li] < x-up:** x = 1 can happen only after both C-Element inputs are 1. This can happen only after li = 1 for the first time.



 $\mathsf{CHP:} * [lo \uparrow; [li] \xrightarrow{x \uparrow; lo \downarrow;} [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$

proof:

3) x-up < lo-down: this can happen only if one of the NAND inputs becomes 0 for the first time.
We first show that lo-down cannot happen because of the input connected to not ri becoming 0:

[hw]