

Further Reading

Alain J. Martin: *Synthesis of Asynchronous VLSI Circuits.* Tech report California Institute of Technology, 1991.

Alain J. Martin and Mika Nyström: *Asynchronous techniques for system-on-chip design.* Proceedings of the IEEE Volume 94, Issue 6:1089 - 1120, June 2006.

Edmund M. Clarke, Orna Grumberg and Doron Peled: *Model Checking.* MIT Press, 1999.

What we had...

- Bare Handshakes -> Communication
- Isochronic fork assumption
- Coming up: Synthesis
 - CSP -> PR
 - PR -> transistors

Synthesis

In: CHP

Out: Circuit (= Production rules + constraints)

The snythesis problem



We want to synthesize a 1-bit communiction channel between a sender and receiver (push based).

Example: 1-bit channel
Choice: dual-rail encoding.

$$R!x \ rd := x; [v(ra)]; rd := neutral; [n(ra)]$$

 \downarrow
 $[x \rightarrow rd.1 \uparrow ||\bar{x} \rightarrow rd.0 \uparrow]; [ra];$
 $(rd.1 \downarrow ||rd.0 \downarrow); [r\bar{a}]$

Start with the abstract channel CHP as we learned it. Our first choice, the encoding. -> modified CHP. insert valid and neutral predicates for the chosen code.



2nd CHP: the first predicate can be removed. It is redundant because the select is blocking anyway.

We finally obtained low-level CHP for sender and receiver. We will see at another example of how to fully get to PRs from CHP.





Here: choice was for 4-phase handshaking as a sequencing protocol.



Synthesis process:

start with first command and note the variable states for it. Variables are both set from the circuit and from the environment.



by circuit section: variable states derived from the CHP of the circuit alone by environment section: variable states derived from the environmental behavior + circuit. e.g. [not ri] at end of CHP. Before executing lo-up still ri=0 since environment does not rise lo without a lo-up transition.

write a production rule from the state guarantees we get for the action. Here: predicate depending on *all* variables.



Problem: the action for ro-up needs the same predicate as lo-up.

But [!]: lo-up and ro-up should be executed at different times according to the CHP. This cannot be expressed by the variables in the CHP!

-> we need to add helper variables.



adding the helper variable x.



New PR with the helper variable.



opimizing. minimum guard sufficient to decide when to trigger lo up. neg ri & helper variable are sufficient.



now write the guard when it should go down.



implementation as combinational gate is favorable since small and fast. -> try to make gates combinational instead of state holding if possible. here: 2OR.



now for the ro signal again a combinational gate





this time it doesn't look like we can do with a combinational gate.



Writing it this way seems more favorable.



-> not combinational but a C-Element.



This is our result from synthesis. But can we simply put it together?



we accounted for delays with our PRs



But: we assumed during synthesis that the views are the same. once x is updated, it is viewed the same at all gate inputs.

That is: we assumed *all* forks to have exactly the same delay. To be isochronic. Do we really need all the be isochronic. Lets check...



assume slow upper li teeth



An example execution.





violation to our CHP specification.



prevent this from happening by one-sided delay constraint





 $\mathsf{CHP:} \ \ast [lo \uparrow; [li]; x \uparrow; lo \downarrow; [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$

Proving correct:

e.g. by induction.

base case: start with initial states and prove ordering of events from there for the first loop



+ one-sided Constraint



CHP: $*[lo \uparrow [li]]x \uparrow]lo \downarrow; [\bar{li}]; ro \uparrow; [ri]; x \downarrow; ro \downarrow; [\bar{ri}]]$

proof:

2) **[li] < x-up:** x = 1 can happen only after both C-Element inputs are 1. This can happen only after li = 1 for the first time. + one-sided Constraint e^{i} e^{i}

Hw project

- Prove: PR circuit implements CHP circuit: all executions generated by PR circuit fulfil CHP properties.
- Use: NuSMV

model checker

see e.g. nusmv.fbk.eu/NuSMV/tutorial

Hw project

- Input:
 - automaton specification (PRs) + fairness condition
 - Linear Temporal Logic (LTL) formula to verify
- Output:
 - formula holds vs. does not hold + counterexample









Further Reading

Simon M. Sze, Kwok K. Ng: *Physics of Semiconductor Devices*. 3rd *edition*. Wiley, 2006.

Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic: *Digital Integrated Circuits. A Design Perspective.* 2nd edition. Prentice Hall, 2003.

Why look inside?

Why is stability important?
 -> Runts/metastability

What if it does not hold?
 -> Dealing with them.

 Optimization for speed/power/size/robustness...

In principle...

Schrödinger equation in space and time

 $i\hbar \tfrac{\partial}{\partial t} \psi(x,t) = H \psi(x,t)$

in one dimension

$$i\hbar\frac{\partial}{\partial t}\psi(x,t) = -\frac{\hbar\partial^2}{2m\partial x^2}\psi(x,t) + V(x,t)\psi(x,t)$$









