Lecture 4: Verification of Weak Memory Models Part 2: Robustness against TSO

Ahmed Bouajjani

LIAFA, University Paris Diderot – Paris 7

Joint work with Roland Meyer, Egor Derevenetc (Univ. Kaiserslautern) and Eike Möhlmann (Univ. Oldenburg)

VTSA, MPI-Saarbrücken, September 2012

Synchronise access of two threads to their critical sections Dekker's mutual exclusion protocol

 $t_1: q_0 \longrightarrow q_1 \longrightarrow cs \quad t_2: \mathbf{q}_0 \longrightarrow \mathbf{q}_1 \rightarrow \mathbf{q}_2 \longrightarrow cs$

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Synchronise access of two threads to their critical sections Dekker's mutual exclusion protocol

▶ Indicate wish to enter Write own variable *x* to 1

$$t_1: q_0 \xrightarrow{(w,x,1)} q_1 \longrightarrow cs \quad t_2: \mathbf{q_0} \longrightarrow \mathbf{q_1} \rightarrow \mathbf{q_2} \longrightarrow cs$$

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Synchronise access of two threads to their critical sections Dekker's mutual exclusion protocol

- ▶ Indicate wish to enter Write own variable *x* to 1
- Check no wish from partner Check partner variable

$$t_1: q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs \quad t_2: \mathbf{q_0} \longrightarrow \mathbf{q_1} \to \mathbf{q_2} \longrightarrow \mathbf{cs}$$

Synchronise access of two threads to their critical sections Dekker's mutual exclusion protocol

- ▶ Indicate wish to enter Write own variable *x* to 1
- Check no wish from partner Check partner variable
- Symmetry Second thread behaves similarly

$$t_1: q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$$
 $t_2: \mathbf{q_0} \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q_1} \xrightarrow{\mathbf{f}} \mathbf{q_2} \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$

Synchronise access of two threads to their critical sections Dekker's mutual exclusion protocol

- ▶ Indicate wish to enter Write own variable *x* to 1
- Check no wish from partner Check partner variable
- Symmetry Second thread behaves similarly

$$t_1: q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$$
 $t_2: \mathbf{q_0} \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q_1} \xrightarrow{\mathbf{f}} \mathbf{q_2} \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$

What is the semantics of this program?

Synchronise access of two threads to their critical sections Dekker's mutual exclusion protocol

- ▶ Indicate wish to enter Write own variable *x* to 1
- Check no wish from partner Check partner variable
- Symmetry Second thread behaves similarly

$$t_1: q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$$
 $t_2: \mathbf{q_0} \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q_1} \xrightarrow{\mathbf{f}} \mathbf{q_2} \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$

- What is the semantics of this program?
- Depends on the hardware architecture!

Sequential Consistency memory model [Lamport 1979]

- Threads directly write to and read from memory
- Programmers often rely on this intuitive behaviour

Sequential Consistency memory model [Lamport 1979]

Take view from memory

Sequential Consistency semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(w,y,1)} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(r,x,0)} cs$ Next: t_1 writes x to 1 $t_1 : q_0 \qquad M \\ x = 0 \\ t_2 : \mathbf{q}_0 \qquad y = 0$

Sequential Consistency memory model [Lamport 1979]

Take view from memory

Sequential Consistency semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(w,y,1)} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(r,x,0)} \mathbf{cs}$ Next: t_1 reads 0 from y $t_1 : q_1 \qquad M \\ t_2 : \mathbf{q}_0 \qquad y = 0$

Sequential Consistency memory model [Lamport 1979]

Take view from memory

(w, x, 1).(r, y, 0)

Sequential Consistency semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: t_2 writes y to 1 $t_1 : cs \qquad M \\ x = 1 \\ t_2 : \mathbf{q}_0 \qquad y = 0$

Sequential Consistency memory model [Lamport 1979]

Take view from memory

Sequential Consistency semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(w,y,1)} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: t_2 executes fence \mathbf{f} $t_1 : cs \qquad M \\ t_2 : \mathbf{q}_1 \qquad y = 1$

Sequential Consistency memory model [Lamport 1979]

Take view from memory

Sequential Consistency semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(w,y,1)} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(r,x,0)} \mathbf{cs}$ Next: t_2 cannot read 0 from x $t_1 : cs$ $\begin{bmatrix} M \\ x = 1 \\ t_2 : \mathbf{q}_2 \end{bmatrix}$

Sequential Consistency memory model [Lamport 1979]

Take view from memory

Sequential Consistency semantics of Dekker's protocol $t_1: q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs \quad t_2: \mathbf{q_0} \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q_1} \xrightarrow{\mathbf{f}} \mathbf{q_2} \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$

$$egin{array}{ccc} t_1: cs & egin{array}{ccc} M & & & \ x=1 \ t_2: \mathbf{q_2} & y=1 \end{array} & ext{Mutual exclusion holds!} \end{array}$$

Buffers reduce latency of memory accesses



- Buffers reduce latency of memory accesses
- Total Store Ordering architectures have write buffers

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(w,y,1)} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ $t_1 : \qquad M \\ x_2 : \qquad y_2 = 0$

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(w,y,1)} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: t_1 writes (w, x, 1) to its buffer $t_1 : q_0 \xrightarrow{M} x = 0$ $t_2 : \mathbf{q}_0 \xrightarrow{M} y = 0$

◆□> ◆□> ◆豆> ◆豆> ・豆 ・ のへで

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: t_2 writes $(\mathbf{w}, \mathbf{y}, \mathbf{1})$ to its buffer $t_1 : q_1 \xrightarrow{(w,x,1)} M$ $t_2 : \mathbf{q}_0 \xrightarrow{(y,y,1)} y = 0$

★□> ★@> ★E> ★E> E のQQ

Reads prefetch last value written to x from buffer

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: t_1 fails to read (r, y, 0) from its buffer $t_1 : q_1 \xrightarrow{(w_x, x, 1)} M$ $t_2 : \mathbf{q}_1 \xrightarrow{(w, y, \mathbf{1})} y = 0$

Reads prefetch last value written to x from buffer, if exists

(r, y, 0)

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: t_1 reads (r, y, 0) from memory $t_1 : q_1 \xrightarrow{(w,x,1)} M$ $t_2 : \mathbf{q}_1 \xrightarrow{(w,y,1)} y = 0$

- Reads prefetch last value written to x from buffer, if exists
- Fences forbid prefetches

(r, y, 0)

Total Store Ordering semantics of Dekker's protocol $t_1: q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2: \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$

Next: t_2 cannot execute fence **f** while buffer not empty

$$t_1 : cs \quad \underbrace{(w, x, 1)}_{t_2 : \mathbf{q_1}} \begin{matrix} M \\ & \\ \hline (w, y, 1) \end{matrix} \begin{matrix} x = 0 \\ y = 0 \end{matrix}$$

- Reads prefetch last value written to x from buffer, if exists
- Fences forbid prefetches

(r, y, 0)

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: memory updates $(\mathbf{w}, \mathbf{y}, \mathbf{1})$ from buffer of t_2 $t_1 : cs \xrightarrow{(w,x,1)} M$ $t_2 : \mathbf{q}_1 \xrightarrow{(w,x,1)} y = 0$

- Reads prefetch last value written to x from buffer, if exists
- Fences forbid prefetches

(r, y, 0).(w, y, 1)

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},1)} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: t_2 executes fence \mathbf{f} $t_1 : cs \xrightarrow{(w,x,1)} M$ $t_2 : \mathbf{q}_1 \xrightarrow{W} \mathbf{q}_1$

- Reads prefetch last value written to x from buffer, if exists
- Fences forbid prefetches

(r, y, 0).(w, y, 1).f

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: t_2 reads $(\mathbf{r}, \mathbf{x}, \mathbf{0})$ from memory $t_1 : cs \xrightarrow{(w,x,1)} M$ $t_2 : \mathbf{q}_2 \xrightarrow{(y_2,y_1)} y = 1$

- Reads prefetch last value written to x from buffer, if exists
- Fences forbid prefetches

(r, y, 0).(w, y, 1).f.(r, x, 0)

Total Store Ordering semantics of Dekker's protocol $t_1 : q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2 : \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},1)} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$ Next: memory updates (w, x, 1) from buffer of t_1 $t_1 : cs \xrightarrow{(w,x,1)} M$ x = 0

$$t_2: \mathbf{cs}$$
 $y = 1$

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで

- Reads prefetch last value written to x from buffer, if exists
- Fences forbid prefetches

$$(r, y, 0) . (w, y, 1) . f.(r, x, 0) . (w, x, 1)$$

Total Store Ordering semantics of Dekker's protocol $t_1: q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs$ $t_2: \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$



Memory sees actions out of program order

$$(r, y, 0)$$
 $(w, y, 1)$.f. $(r, x, 0)$ $(w, x, 1)$

Total Store Ordering semantics of Dekker's protocol $t_1: q_0 \xrightarrow{(w,x,1)} q_1 \xrightarrow{(r,y,0)} cs \quad t_2: \mathbf{q}_0 \xrightarrow{(\mathbf{w},\mathbf{y},\mathbf{1})} \mathbf{q}_1 \xrightarrow{\mathbf{f}} \mathbf{q}_2 \xrightarrow{(\mathbf{r},\mathbf{x},\mathbf{0})} \mathbf{cs}$



Mutual exclusion fails!

[Burckhardt, Musuvathi, 2008], [Owens, 2010], [Alglave, Maranget, 2011]

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

TSO semantics should not introduce new visible behaviors

[Burckhardt, Musuvathi, 2008], [Owens, 2010], [Alglave, Maranget, 2011]

- TSO semantics should not introduce new visible behaviors
- What does it means precisely ?

[Burckhardt, Musuvathi, 2008], [Owens, 2010], [Alglave, Maranget, 2011]

- TSO semantics should not introduce new visible behaviors
- What does it means precisely ?
- State-Robustness:

TSO- and SC-reachable states are the same.

[Burckhardt, Musuvathi, 2008], [Owens, 2010], [Alglave, Maranget, 2011]

- TSO semantics should not introduce new visible behaviors
- What does it means precisely ?
- State-Robustness:

TSO- and SC-reachable states are the same.

Reducible to state reachability: decidable but highly complex!

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

[Burckhardt, Musuvathi, 2008], [Owens, 2010], [Alglave, Maranget, 2011]

- TSO semantics should not introduce new visible behaviors
- What does it means precisely ?
- State-Robustness:

TSO- and SC-reachable states are the same.

- Reducible to state reachability: decidable but highly complex!
- Trace-Robustness:

Preservation of the traces [Shasha, Snir, 88]

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

[Burckhardt, Musuvathi, 2008], [Owens, 2010], [Alglave, Maranget, 2011]

- TSO semantics should not introduce new visible behaviors
- What does it means precisely ?
- State-Robustness:

TSO- and SC-reachable states are the same.

- Reducible to state reachability: decidable but highly complex!
- Trace-Robustness:

Preservation of the traces [Shasha, Snir, 88]

Checking trace-robustness is less costly than checking state-robustness!

Traces

Given a computation τ , consider:

- ▶ Program order \rightarrow_{po} : Order of actions issued by one thread.
- Store order →_{st}: Order of writes to a same variable (by different threads).
- Source relation \rightarrow_{src} : write is source of load.
- The trace $T(\tau)$ is defined by the union of \rightarrow_{po} , \rightarrow_{st} , \rightarrow_{src} .

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Traces

Given a computation τ , consider:

- ▶ Program order \rightarrow_{po} : Order of actions issued by one thread.
- Store order →_{st}: Order of writes to a same variable (by different threads).
- Source relation \rightarrow_{src} : write is source of load.
- ▶ The trace $T(\tau)$ is defined by the union of \rightarrow_{po} , \rightarrow_{st} , \rightarrow_{src} .
- ► Given a memory model *M*, and program *P*, *Tr_M(P)* is the set of all traces associated with computations of *P* under *M*.

• Robustness problem against TSO: $Tr_{TSO}(P) = Tr_{SC}(P)$?

Traces

Given a computation τ , consider:

- ▶ Program order \rightarrow_{po} : Order of actions issued by one thread.
- Store order →_{st}: Order of writes to a same variable (by different threads).
- Source relation \rightarrow_{src} : write is source of load.
- ▶ The trace $T(\tau)$ is defined by the union of \rightarrow_{po} , \rightarrow_{st} , \rightarrow_{src} .
- ► Given a memory model *M*, and program *P*, *Tr_M(P)* is the set of all traces associated with computations of *P* under *M*.
- Robustness problem against TSO: $Tr_{TSO}(P) = Tr_{SC}(P)$?
- Conflict relation \rightarrow_{cf} : *load* can be altered by *write*.
- ▶ Happen-Before relation \rightarrow_{hb} : union of all relations above.
Traces

Given a computation τ , consider:

- ▶ Program order \rightarrow_{po} : Order of actions issued by one thread.
- Store order →_{st}: Order of writes to a same variable (by different threads).
- Source relation \rightarrow_{src} : write is source of load.
- ▶ The trace $T(\tau)$ is defined by the union of \rightarrow_{po} , \rightarrow_{st} , \rightarrow_{src} .
- ► Given a memory model *M*, and program *P*, *Tr_M(P)* is the set of all traces associated with computations of *P* under *M*.
- Robustness problem against TSO: $Tr_{TSO}(P) = Tr_{SC}(P)$?
- Conflict relation \rightarrow_{cf} : *load* can be altered by *write*.
- ▶ Happen-Before relation \rightarrow_{hb} : union of all relations above.
- **Thm** [SS88]:

 $T(\tau) \in Tr_{SC}(P)$ if and only if \rightarrow_{hb} is acyclic.

Example

Dekker's protocol



ヘロト ヘ週ト ヘヨト ヘヨト

₹ 9Q@

Example

Dekker's protocol



▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

Dekker's protocol is not robust, τ is a violation

Deciding Robustness

Shasha and Snir do not give an algorithm to find cyclic traces !

◆□ ▶ < 圖 ▶ < 圖 ▶ < 圖 ▶ < 圖 • 의 Q @</p>

Deciding Robustness

Shasha and Snir do not give an algorithm to find cyclic traces !

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Contribution: An Algorithm for Checking Trace-Robustness

Contribution: An Algorithm for Checking Trace-Robustness

Reduce to SC reachability in instrumented programs

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Contribution: An Algorithm for Checking Trace-Robustness

Reduce to SC reachability in instrumented programs

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Source-to-source translation with linear overhead

Contribution: An Algorithm for Checking Trace-Robustness

Reduce to SC reachability in instrumented programs

- Source-to-source translation with linear overhead
- Quadratic number of reachability queries

Contribution: An Algorithm for Checking Trace-Robustness

- Reduce to SC reachability in instrumented programs
- Source-to-source translation with linear overhead
- Quadratic number of reachability queries
- Works for unbounded buffers and arbitrarily many threads

Contribution: An Algorithm for Checking Trace-Robustness

- Reduce to SC reachability in instrumented programs
- Source-to-source translation with linear overhead
- Quadratic number of reachability queries
- Works for unbounded buffers and arbitrarily many threads

P/EXP-SPACE-complete

Roadmap

Locality of robustness — only one thread uses buffers

- Robustness iff no attacks
- Find attacks with SC(!) reachability

Roadmap

Locality of robustness — only one thread uses buffers

- Robustness iff no attacks
- Find attacks with SC(!) reachability

Goal

Show that we can restrict ourselves to

violations where only one thread reorders its actions

(ロ)、(型)、(E)、(E)、 E) の(の)

TSO computations from rewriting

Reorder $(w, x, 1).(r, y, 0) \curvearrowright_{re} (r, y, 0).(w, x, 1)$ **Prefetch** $(w, x, v).(r, x, v) \curvearrowright_{pf} (w, x, v)$

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

TSO computations from rewriting

Reorder $(w, x, 1).(r, y, 0) \curvearrowright_{re} (r, y, 0).(w, x, 1)$ **Prefetch** $(w, x, v).(r, x, v) \curvearrowright_{pf} (w, x, v)$

Minimal violations

Intuition: violations as close to SC as possible

TSO computations from rewriting

Reorder $(w, x, 1).(r, y, 0) \curvearrowright_{re} (r, y, 0).(w, x, 1)$ **Prefetch** $(w, x, v).(r, x, v) \curvearrowright_{pf} (w, x, v)$

Minimal violations

Intuition: violations as close to SC as possible

• $\#(\tau) =$ number of rewritings to derive τ

TSO computations from rewriting

Reorder $(w, x, 1).(r, y, 0) \curvearrowright_{re} (r, y, 0).(w, x, 1)$ **Prefetch** $(w, x, v).(r, x, v) \curvearrowright_{pf} (w, x, v)$

Minimal violations

Intuition: violations as close to SC as possible

- $\#(\tau) =$ number of rewritings to derive au
- ▶ violation τ minimal if there is no violation τ' with $\#(\tau') < \#(\tau)$

TSO computations from rewriting

Reorder $(w, x, 1).(r, y, 0) \curvearrowright_{re} (r, y, 0).(w, x, 1)$ **Prefetch** $(w, x, v).(r, x, v) \curvearrowright_{pf} (w, x, v)$

Minimal violations

Intuition: violations as close to SC as possible

- $\#(\tau) =$ number of rewritings to derive au
- violation τ minimal if there is no violation τ' with $\#(\tau') < \#(\tau)$

Minimal violations have good properties!

Lemma

Consider minimal violation α .b. β .a. γ where b has overtaken a

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Lemma

Consider minimal violation α .b. β .a. γ where b has overtaken a Then b and a have \rightarrow_{hb} path through β :

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Lemma

Consider minimal violation α .b, β ,a, γ where b has overtaken aThen b and a have \rightarrow_{hb} path through β : subword $b_1 \dots b_k$ with

 $b_i \rightarrow_{src/st/cf} b_{i+1}$ or $b_i \rightarrow_p^+ b_{i+1}$

Lemma

Consider minimal violation α .b. β .a. γ where b has overtaken a Then b and a have \rightarrow_{hb} path through β :

$$b_i \rightarrow_{src/st/cf} b_{i+1}$$
 or $b_i \rightarrow_p^+ b_{i+1}$

Example (Computation in Dekker's protocol is minimal)

$$\underbrace{(r, y, 0).(\mathbf{w}, \mathbf{y}, \mathbf{1}).\mathbf{f}.(\mathbf{r}, \mathbf{x}, \mathbf{0}).(w, x, 1)}_{\rightarrow_{hb}}$$

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Theorem (Locality of Robustness) In a minimal violation, only a single thread uses rewriting

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch Pick last writes that are overtaken in two threads t_i and t_j :

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 1: no interference

$$r_j \swarrow w_j \ldots r_i \backsim w_i \ldots$$

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 1: no interference

$$r_j$$
 w_j r_i w_i w_i

Lemma: happens before cycle $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 1: no interference

$$r_j$$
 w_j r_i w_i w_i

Lemma: happens before cycle $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Read r_i not involved, delete everything from r_i on

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 1: no interference

$$----- r_j \stackrel{\checkmark}{\longleftarrow} w_j ----- w_i$$

Lemma: happens before cycle $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Read r_i not involved, delete everything from r_i on Saves a reordering, contradiction to minimality

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 2: overlap



・ロト ・ 理 ト ・ ヨ ト ・ ヨ ト ・ ヨ

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 2: overlap



・ロト ・ 理 ト ・ ヨ ト ・ ヨ ト ・ ヨ

Argumentation similar, delete again r_i

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 3: interference



Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 3: interference



Lemma: happens before cycle $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 3: interference



Lemma: happens before cycle $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Only thread t_i may contribute, delete rest

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 3: interference

$$r_j$$
 r_i w_j r_i w_i

Lemma: happens before cycle $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Only thread t_i may contribute, delete rest Lemma: happens before cycle $r_i \rightarrow^+_{hb} w_i \rightarrow^+_p r_i$

Theorem (Locality of Robustness)

In a minimal violation, only a single thread uses rewriting

Proof sketch

Pick last writes that are overtaken in two threads t_i and t_j : Case 3: interference

$$r_i \stackrel{\checkmark}{\longleftarrow} w_j \stackrel{}{\longrightarrow} w_i$$

Lemma: happens before cycle $r_j \rightarrow^+_{hb} w_j \rightarrow^+_p r_j$ Only thread t_i may contribute, delete rest Lemma: happens before cycle $r_i \rightarrow^+_{hb} w_i \rightarrow^+_p r_i$ Read r_i not on this cycle, delete it, contradiction

Roadmap

Locality of robustness — only one thread uses buffers

- Robustness iff no attacks
- Find attacks with SC(!) reachability
Goal Reformulate Robustness in terms of a simpler problem:

absence of feasible attacks

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

Observation

If Prog not robust, there are these violation:



Attacker The thread that reorders reads: only 1 by locality

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

Observation

If Prog not robust, there are these violation:



Attacker The thread that reorders reads: only 1 by locality Helpers Remaining threads close cycle: $\mathbf{r} \rightarrow^+_{hb} \mathbf{w} \mathbf{w} \rightarrow^+_p \mathbf{r}$

Observation

If Prog not robust, there are these violation:



Attacker The thread that reorders reads: only 1 by locality Helpers Remaining threads close cycle: $\mathbf{r} \rightarrow^+_{hb} \mathbf{w} \mathbf{w} \rightarrow^+_p \mathbf{r}$

Example (Violation in Dekker's protocol)

$$\underbrace{(r, y, 0).(\mathbf{w}, \mathbf{y}, \mathbf{1}).\mathbf{f}.(\mathbf{r}, \mathbf{x}, \mathbf{0}).(w, x, 1)}_{\rightarrow_{hb}}$$

Observation

If Prog not robust, there are these violation:



Attacker The thread that reorders reads: only 1 by locality Helpers Remaining threads close cycle: $\mathbf{r} \rightarrow^+_{hb} \mathbf{w} \mathbf{w} \rightarrow^+_p \mathbf{r}$

Intuition Two data races \mathbf{r} , first(β) and last(β), \mathbf{w}

Idea

- ► Fix thread, write instruction, read instruction
- Given these parameters, find a violation as above

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Idea

- ► Fix thread, write instruction, read instruction
- Given these parameters, find a violation as above

Definition (Attack)

An attack is a triple A = (thread, write, read). A TSO witness for attack A is a computation as above:



Idea

- ► Fix thread, write instruction, read instruction
- Given these parameters, find a violation as above

Definition (Attack)

An attack is a triple A = (thread, write, read). A TSO witness for attack A is a computation as above:



Theorem (Complete Characterization of Robustness) Program Prog is robust if and only if no attack has a TSO witness.

Idea

- ► Fix thread, write instruction, read instruction
- Given these parameters, find a violation as above

Definition (Attack)

An attack is a triple A = (thread, write, read). A TSO witness for attack A is a computation as above:



Theorem (Complete Characterization of Robustness) Program Prog is robust if and only if no attack has a TSO witness. The number of attacks is quadratic in the size of Prog.

Roadmap

Locality of robustness — only one thread uses buffers

・ロト・日本・モト・モート ヨー うへで

- Robustness iff no attacks
- Find attacks with SC(!) reachability

Fix an attack A = (thread, write, read)Goal TSO witnesses for A considerably restrict reorderings, enough to find TSO witnesses with SC reachability

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Idea Turn TSO witness into an SC computation:



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Idea Turn TSO witness into an SC computation:



Let attacker execute under SC

$$- \alpha \mathbf{w} \cdot \mathbf{r} - \rho \sqcup \omega \mathbf{r} - \beta$$

Idea Turn TSO witness into an SC computation:



Let attacker execute under SC Problem Writes may conflict with helper reads

$$- \frac{\omega}{\alpha} \mathbf{w} \cdot \mathbf{r} - \frac{\omega}{\rho \omega} \mathbf{r} - \frac{\mathbf{x}}{\beta}$$

Idea Turn TSO witness into an SC computation:



Let attacker execute under SC

ProblemWrites may conflict with helper readsSolutionHide them from other threads

$$\alpha$$
 $w_{loc} \cdot r - \rho \sqcup \omega_{loc} r - \beta$

Instrumentation

・ロト・日本・モト・モート ヨー うへで

SC computation $\in \operatorname{Prog}_A$ that is instrumented for attack A

Instrumentation

$$\alpha$$
 $w_{loc} \cdot r \frac{1}{\rho \sqcup \omega_{loc}} r \frac{\beta}{\beta}$

SC computation $\in \operatorname{Prog}_A$ that is instrumented for attack A

- Attacker:
 - Hide delayed writes
 - Check that reads can move: no fences, reads and prefetches have correct values Only need the last written value on each variable
- ► Helpers: check their actions form a happen-before path

► Size of Prog_A is linear in size of Prog.

Instrumentation

$$\alpha$$
 $w_{loc} \cdot r \frac{1}{\rho \sqcup \omega_{loc}} r \frac{\beta}{\beta}$

SC computation $\in \operatorname{Prog}_A$ that is instrumented for attack A

- Attacker:
 - Hide delayed writes
 - Check that reads can move: no fences, reads and prefetches have correct values Only need the last written value on each variable
- ► Helpers: check their actions form a happen-before path
- ► Size of Prog_A is linear in size of Prog.

Theorem (Soundness and Completeness) Attack A has a TSO witness iff Prog_A reaches goal state under SC.

- Locality: focus on reorderings of one thread.
- Check existence of feasible attacks.
- Attacks can be found with SC reachability, in parallel.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

- Locality: focus on reorderings of one thread.
- Check existence of feasible attacks.
- Attacks can be found with SC reachability, in parallel.
- Trace-robustness is as complex as SC reachability.
- Holds for programs with parametric number of threads.

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- Locality: focus on reorderings of one thread.
- Check existence of feasible attacks.
- Attacks can be found with SC reachability, in parallel.
- Trace-robustness is as complex as SC reachability.
- Holds for programs with parametric number of threads.
- Can be used for fence insertion: Compute a set of fence locations that is irreducible, and of minimal size.

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- Locality: focus on reorderings of one thread.
- Check existence of feasible attacks.
- Attacks can be found with SC reachability, in parallel.
- Trace-robustness is as complex as SC reachability.
- Holds for programs with parametric number of threads.
- Can be used for fence insertion: Compute a set of fence locations that is irreducible, and of minimal size.
- ▶ Implementation using SPIN. (Prototype tool: TRENCHER.)
- Experiments: Mutex protocols, lock-free stack, work stealing queue, non-blocking write protocol, etc. Reachability queries are solved in few seconds.

- Locality: focus on reorderings of one thread.
- Check existence of feasible attacks.
- Attacks can be found with SC reachability, in parallel.
- Trace-robustness is as complex as SC reachability.
- Holds for programs with parametric number of threads.
- Can be used for fence insertion: Compute a set of fence locations that is irreducible, and of minimal size.
- ▶ Implementation using SPIN. (Prototype tool: TRENCHER.)
- Experiments: Mutex protocols, lock-free stack, work stealing queue, non-blocking write protocol, etc. Reachability queries are solved in few seconds.
- Can be extended to NSW. What about Power, ARM?

▲□ > ▲□ > ▲目 > ▲目 > ▲□ > ▲□ >

The Programming Model: Assembler

$$\begin{array}{ll} \langle prog \rangle & ::= \ prog \ \langle pid \rangle \ \langle thread \rangle^* \\ \langle thrd \rangle & ::= \ thread \ \langle tid \rangle \ regs \ \langle reg \rangle^* \ init \ \langle label \rangle \ begin \ \langle linst \rangle^* \ end \\ \langle linst \rangle & ::= \ \langle label \rangle : \ \langle inst \rangle; \ goto \ \langle label \rangle \\ \langle inst \rangle & ::= \ \langle reg \rangle \leftarrow \ mem[\langle expr \rangle] \ | \ mem[\langle expr \rangle] \leftarrow \ \langle expr \rangle \ | \ mfence \\ & | \ \langle reg \rangle \leftarrow \ \langle expr \rangle \ | \ if \ \langle expr \rangle \\ \langle expr \rangle \ ::= \ \langle fun \rangle (\langle reg \rangle^*) \end{array}$$

(ロ)、

Experiments

Prog.	T	L	I	PA	IA1	IA2	FA	F	Spin
PetNR	2	14	18	23	2	12	9	2	0.7
PetR	2	16	20	12	12	0	0	0	0.0
DekNR	2	24	30	119	15	33	71	4	3.5
DekR	2	32	38	30	30	0	0	0	0.0
LamNR	3	33	36	36	9	15	12	6	1.1
LamR	3	39	42	27	27	0	0	0	0.0
LFSR	4	46	50	14	14	0	0	0	0.0
CLHLock	7	62	58	54	48	6	0	0	0.4
MCSLock	4	52	50	30	26	4	0	0	0.2
NBW5	3	25	22	9	7	2	0	0	0.1
ParNR	2	9	8	2	0	1	1	1	0.1
ParR	2	10	9	2	2	0	0	0	0.0
WSQ	5	86	78	147	137	10	0	0	0.7

Spin as backend model checker