

## **Further Reading**

Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic: *Digital Integrated Circuits. A Design Perspective.* 2<sup>nd</sup> edition. Prentice Hall, 2003.





pull-up instead of p-stack



implementation with MOSFETs

thus the name "ratioed": the pMOS acting as a pull-up resistor must not be too strong compared to the pull-down nMOS

that is: the ratio W/L of pMOS and W/L of nMOS must fulfill a certain ratio for the circuit to work correctly.













negative latch specified analogously with inverted enable signal E\_





Assumes a perfectly inverted signal E\_ = not E.



E and E\_ drive 4 transistors.



Using Q instead of Q\_ increases the load for the pass gate. Decoupling it by an INV is often a better choice to get a fast storage loop. E and E\_ drive 2 transistors.



positive edge triggered flip-flop:

on positive transition of E -> copy stable D to output Q and hold until next change.

assumption: D is table around positive edge of E (before edge: setup time, after edge: hold time).

If not: either copy arbitrary value to output, or even become metastable (discussed later on)



whenever slave passes, master is stable.



blue & green: data waves that are stable values.



by removing the feedback-loop pass gates, we reduce size and load signals E and E\_ have to drive



removing the feedback -> attention has to be paid that the slave could influence the master.

However, weak INV drives against INV.



We would like to prevent this (driving against each other). But, do not want to increase load -> use the nMOS pass transistor implementation from before.



instead of E and E\_ use two aligned phases phi1 and phi2. Here: just renaming and decoupling from E.



possible timing violation



clearly separated phase signals phi1 and phi2.



from Rabaey et al. Digital Integrated Circuits (2<sup>nd</sup> ed) p339



initial steady state



... still unstable



... stable state after E had a positive transition.

Note the "happened before" constraints for both E-up -> phi\_1 up and phi\_2 down -> phi\_1 up.

This guarantees well-separating between phi\_1 and phi\_2.



... still not stable



stable again. From here on cyclic behavior. Mind the well-separated phases.



higher T\_margin -> better separation between phases and thus less chance of overlap due to e.g. delay variations

However: comes at a price (not only performance): implicit (wire/load) capacitance has to hold charge in the meantime -> decharging might be harmful if T\_margin is too long.