

Here I am

Uppsala University
founded 1477, ~40,000 students

Stockholm



Plan for today

- Part 1: Model Checking of Timed Systems
 - A UPPAAL Tutorial
- Part 2: Multicore Real-Time Systems
 - Challenges
 - The Timing Analysis Problems and Solutions

2

PART 1

A UPPAAL Tutorial

Model-Checking of Timed Systems

Wang Yi
Uppsala University, Sweden

VTSA Summer School
Luxembourg, Sept 2010

3

This is simple, simple, simple



LESLIE LAMPORT

4

The main goal of this lecture

What's inside the tool: **UPPAAL**

5

UPPAAL: www.uppaal.com

- Developed jointly by
 - Uppsala university, Sweden
 - Aalborg university, Denmark
- **UPPSala + AALborg = UPPAAL**

6

UPPAAL: www.uppaal.com

- Developed jointly by
 - Uppsala university, Sweden
 - Aalborg university, Denmark
- **UPPS**ala + **AAL**borg = **UPPAAL**
 - **SWEDEN** + **DENMARK** = **SWEDEN**
 - **SWEDEN** + **DENMARK** = **DENMARK**

7

Main Authors/Contributors of UPPAAL

- Gerd Behrman
- Johan Bengtsson
- Alexandre David
- Kim G Larsen
- Fredrik Larsson
- Paul Pettersson
- Wang Yi

THANKS!

OUTLINE

- Model Checking in a Nutshell
- Timed automata and TCTL
- A UPPAAL Tutorial
 - Data structures & central algorithms
 - UPPAAL input languages

9

Main references

- **Temporal Logics (CTL)**
 - Automatic Verification of Finite State Concurrent Systems Using Temporal Logic Specifications: A Practical Approach, Edmund M. Clarke, E. Allen Emerson, A. Prasad Sistla, POPL 1983: 117-126, also as: Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications. ACM Trans. Program. Lang. Syst. 8(2): 244-263 (1986) *
- **Timed Systems (Timed Automata, TCTL)**
 - A Theory of Timed Automata. Rajeev Alur, David L. Dill. Theor. Comput. Sci. 126(2): 183-235 (1994)
 - Symbolic Model Checking for Real-Time Systems, *Thomas A. Henzinger, Xavier Nicollin, Joseph Sifakis, and Sergio Yovine. Information and Computation* 111:193-244, 1994.
 - UPPAAL in a Nutshell. Kim Guldstrand Larsen, Paul Pettersson, Wang Yi. STTT 1(1-2): 134-152 (1997)
 - **Timed Automata – Semantics, Algorithms and Tools**, a tutorial on timed automata Johan Bengtsson and Wang Yi: (a book chapter in Rozenberg et al, 2004, LNCS).
 - **On-line help of UPPAAL**: www.uppaal.com

10

Model-Checking in a Nutshell

11

Merits of model checking ...

- Checking **simple properties** (e.g. deadlock-free) is already extremely useful!
 - It is not to prove that a system is completely correct (bug-free)
- The goal is to have tools that can help a developer **find errors** and **improve the quality** of her/his design.
 - It is to complement testing
- Now widely used in hardware design, protocol design, and hopefully soon, **embedded systems!**


12

History: Model checking for real time systems, started in the 80s/90s

- Models of timed systems
 - Timed automata, [Alur&Dill 1990]
 - Timed process algebras, Timed CSP, Timed CCS
- Extension of model checking to consider time quantities
 - Timed variants of temporal logics e.g TCTL
- Tools
 - KRONOS, Hytech: 1993 --
 - UPPAAL 1995 -
 - TAB 1993/Prototype of UPPAAL [FORTE94, Wang et al]

13


Example: Fischer's Protocol



14


Example: the Vikings Problem

Real time scheduling




15

Solution




Multicore Challenges



Shared Resources -- cpu's, caches, bandwidth, energy budget etc.

17 17


Worst-Case Execution Time Analysis of Concurrent Programs on Multicores



A duo-core processor with private L1 cache and shared memory bus


18

Combining Static Analysis & Model-Checking [RTSS 2010]



19

UPPAAL *A model checker for real-time systems*




20

MODELING

How to construct Model ?

21

Modeling Real Time Systems




Timed Automaton

- Events
 - synchronization
 - interrupts
- Timing constraints
 - specifying event arrivals
 - e.g. Periodic and sporadic

22

Modeling Real Time Systems




*Timed Automaton
in UPPAAL*

- Events
 - synchronization
 - interrupts
- Timing constraints
 - specifying event arrivals
 - e.g. Periodic and sporadic
- Data variables & C-subset
 - Guards
 - assignments

23


A Light Controller



WANT: if press is issued twice quickly then the light will get brighter; otherwise the light is turned off.

24


A Light Controller (with timer)




Solution: Add real-valued clock x

25

Construction of Models: Concurrency



26



27

SPECIFICATION

How to ask questions: Specs ?

28

Specification=Requirement, Lampert 1977


- Safety
 - Something (bad) should not happen
- Liveness
 - Something (good) must happen/should be repeated



29

An 'abstract' version of a fielded bus protocol

Reachable?
(bug?)



30


Computation Tree Logic, CTL

Clarke & Emerson 1980

Syntax


$\phi ::= P \mid \neg \phi \mid \phi \vee \psi \mid EX \phi \mid E[\phi U \psi] \mid A[\phi U \psi]$
 where $P \in AP$ (atomic propositions)

Derived Operators



31

Liveness: $p \rightarrow q$ "p leads to q"



32

Specification: Examples

- Safety
 - $AG \neg(P1.CS1 \ \& \ P2.CS2)$ **Invariant**
 - $AG (temp > 10 \ \& \ speed < 120)$
 - $EF (time > 60 \ \text{imply} \ viking4.safe)$ **Reachability**
 - $EF (viking1.safe \ \& \ viking2.safe \ \& \ viking3.safe \ \& \ viking4.safe)$
- Liveness
 - $AF (speed > 100)$ **Eventually**
 - $AG (P1.try \ \text{imply} \ AF P1.CS1)$ **Leads to**

33

VERIFICATION

Model meets Specs ?

34

Verification

- Semantics of a system
 - = all states + state transitions
 - (all possible executions)
- Verification
 - = state space exploration + examination

35


Two basic verification algorithms

- Reachability analysis
 - Checking safety properties
- Loop detection
 - Checking liveness properties

36



Problem with verification:
'State Explosion'



All combinations = exponential in no. of components

37

EXAMPLE

13 components and each with 1 clock & 10 states

of states = $10,000,000,000,000 = 10,000 \text{ G}$

Each needs $(10 * 10) * 4 \text{ Bytes} = 400 \text{ Bytes}$

Worst case memory usage $\gg 4,000,000 \text{ GB}$



38

UPPAAL DEMO

39